Please direct your responses to: mjohn@techone-telecom.com
Location: San Jose
Duration: 6 months
Sr. System Verification Engineer
Looking for a senior member in the system verification group. Team is responsible for system level verification of cutting edge serial switching, bridging and enterprise flash controller products. Simulating these complex devices requires an understanding and interest in working at the system level, utilizing knowledge in the area of hardware design, bus interfaces, and networking protocols to verify functionality and performance.
Requires an MSEE with at least 5 years of digital design or verification of complex ASIC experiences and Excellent knowledge of vera/E/SystemVerilog and Verilog. In addition, the candidate should have rich experience in OOP programming techniques and scripting languages (Perl). Excellent oral/written communication skills are a must.
Good knowledge and experience in PCI or PCI Express shall be a plus.
Read the new KIT List blog at www.kitlist.wordpress.com for job tips and to connect to our community!
Please go to www.KITlist.org to join, post jobs, or get answers to common questions. If you have any comments or questions, you can reach us directly at KITtechmoderator@KITlist.org.
By using the KIT List you agree to comply with the Terms of Use on the site, and will not use discriminatory employment practices. The KIT List is a service of Connelly Communications, Inc.
TO UNSUBSCRIBE:
Replying to KIT emails with an "unsubscribe" request does not work.
Instead, just send an email (from the same account you used to subscribe) to KITlist-Tech-unsubscribe@yahoogroups.com. If you are still receiving emails after a few days, please email us at KITtechmoderator@KITlist.org and we will manually remove you. Thanks!
No comments:
Post a Comment