Please direct your responses to: syepiz@cisco.com
Contact Sergio Yepiz ( syepiz@cisco.com )
ASIC Design Engineer
- ASIC design experience is required. ASIC verification experience is a plus.
- Experience in leadership position in developing well known switch products is required
- network industry experience is required.
- knowledge and experience in high speed data path design techniques, forwarding concepts and networking protocols
- Should be good in writing RTL in verilog or other high level design languages
- knowledge and experience in System Verilog, C/C++
- scripting skills a plus
Looking for smart, motivated, team-oriented, problem solver.
Contact Sergio Yepiz ( syepiz@cisco.com )
Read the new KIT List blog at www.kitlist.wordpress.com for job tips and to connect to our community!
Please go to www.KITlist.org to join, post jobs, or get answers to common questions. If you have any comments or questions, you can reach us directly at KITtechmoderator@KITlist.org.
By using the KIT List you agree to comply with the Terms of Use on the site, and will not use discriminatory employment practices. The KIT List is a service of Connelly Communications, Inc.
TO UNSUBSCRIBE:
Replying to KIT emails with an "unsubscribe" request does not work.
Instead, just send an email (from the same account you used to subscribe) to KITlist-Tech-unsubscribe@yahoogroups.com. If you are still receiving emails after a few days, please email us at KITtechmoderator@KITlist.org and we will manually remove you. Thanks!
No comments:
Post a Comment